Automatic data reduction system



ug. I8, 1970 M. J. FROME ET AL AUTOMATIC DT REDUCTION SYSTEM 6 Sheets-Sheet l Filed March 14, 1967 S R m E EMN WON R Y F R J. W, mz r N Rm 0 ,0\||\ Ms 95m I NN N n@ NSOQ f mzozoo I 25 EN @NN 3v@ .N

i CI-IN ATTORNEYS M. J. FROME ETAL AUTOMATIC DATA Filed March 14. 1967 REDUCTION SYSTEM 6 Sheets-Sheet 2 e7 68 63 6| 2 se) l j ,f f A 64 62 A PHASE 7 POWER 2 5K0 DETECTOR 66") TRANSDUCER AMP. 0sc|| |.AT0R

A B+ |07 -lzl f 6* i |29 ||7 |23 m ,7, /ms g |04) |28 |03 |0| 27 '35 L -4 |35 |02 |05 ||5 Nev? m |37 INVENTORS MOR ro/v J FROM@ F/ 6 3 S/MON 72 WRYNN ATTORNEYS Aug. l18, 1970 M. J. FRoME ETAL. 3,525,075

l AUTOMATIC DATA REDUCTION SYSTEM Filed March 14, 1967 6 ShQets-Sheet 5 INVENTORS MORTO/V J. FROME SIMO/V T. WRY/VN BYM/WQ ATTORNEYS Aug. 18, 'i970v` "M, J, FROME ET AL 3,525,075

AUTOMATIC DATA REDUCTION SYSTEM Filed March 14, 1967 6 Sheets-Sheet 4 Bla) l n z L l I I l l I l 8W Sli/1 :uswl 1 .3151 5mn,

' 3M 31H 'am l E v l I l l l I l I l l 1 I l l l I 33s ,33p 34s A n l T 1 o l P I 1 j` A 34m gm I l l l '54| L 34u 3|5o slsbJl 315W:

\---l. I l 35|() 35|b 35M *323mg (y V 323D 3 6 A-323n MAST OSCILLAEFOR :m (s wlnes eAcH) v INVENTORS MOR 7 0N J. F ROME 8|p S/MON 7T WRYN/V ATTORNEYS Aug. 1.8, 1970 M. J. FRo'ME ETAL 3,525,075 y AUTOMATIC DATA REDUCTION SYSTEM 6 Sheets-Sheet 5 Filed March 14. 1967 INVENTORS MORTO/V J. FROME S MON 7: WHY/VN Aug. 18, 1970 M. J. FROME ET Al. 3,525,075

AUTOMATIC DATA REDUCTION SYSTEM Filed March 14, 1967 6 Sheets-Sheet 6 [Bld ,Blb

[BIC l J [81d l l [81e l l l ,auf l I l /Blg l l 3 s g 1 Jell f f fall )l l [8W 1 l fen l [Slm (Bln

[BIO I INVENTOR. MORTO/V'J. FRU/WE :Ln/6` 8 BY /iw//O Arrys.

Patented Auge 18, 1197@ 3,525,075 AUTOMATIC DATA REDUCTION SYSTEM Morton J. Frome, Rockville, Md., and Sim on T. Wrynn, Washington, D.C., assignors to the United States of America as represented by the Secretary of the Navy Filed Mar. 14, 1967, Ser. No. 623,145 Intu Cl. Htl-lq 9/00 U.S. Cl. 340-150 8 Claims ABSTRACT OF THE DISCLOSURE The invention described herein may be manufactured and used by or for the Government of the United States of America for governmental purposes without the payment of any royalties thereon or therefor.

The present invention relates to a system for obtaining and recording data and more particularly to a system for obtaining and recording data tests on small boats.

The prior art systems utilized for measuring-and recording data on small boat tests generally operated satisfactorily. However, the prior art systems for measuring torque, thrust, r.p.m., trim, rudder angle, rudder Q pressures, speed, heading, change of heading, etc., required a technician to monitor and manually record each channel of data. The recorded data required further manual handling before it could be fed to a computer system for analysis. If a plurality of datum had to be acquired then an equal number of men had to be on the small boat, or, alternatively, a plurality of test runs would have to be made to obtain the desired information.

The present invention eliminates the aforementioned difficulties by providing a data processing system having aplurality of transducers for sensing the physical events to be recorded. The transducer generated signals are fed to a data conditioner which detects and amplies the transducer generated signals. The detected output of the transducers is fed to a programmer-sequencer which selects the desired detected signals according to a preselected program which has been programmed into. the programmer-sequencer. Theselected detected signals are fed to a digital voltmeter which produces a digital indication of the detected signal. The digital signal is recorded by a printer which provides a permanent record of the detected transducer signal in digital form.

An object of the present invention is to provide a means for simultaneously recording a plurality of simultaneously performed small boat tests.

Another object of the present invention is to,y provide a means for simultaneously recording the resulting data from a plurality of small boat tests which can be carried by the boat under test.

Still another object of the present invention is to provide a recorder for small boat tests which records a plurality of signals :on a signal channel by utilizing timesharing-multiplexing techniques.

Other objectsand many of the attendant advantages of this invention will be readily appreciated as the same becomes better understood by reference to the following detailed description when considered in connection with the accomapnying drawings wherein:

FIG. 1 is a block diagram of a preferred embodiment of the invention;

FIG. 2 is a block diagram of a suitable data conditioner and its associated transducers which may be used in the preferred form of the invention;

FIG. 3 is a circuit diagram of a suitable oscillator which may be used in the data conditioner illustrated in the block diagram of FIG. 2 as a power supply;

FIG. -4 is a circuit diagram of a suitable temperature stabilized amplier which may be used in the data con-l ditioner illustrated in the block diagram of FIG. 2;

FIG. 5 is a circuit diagram of a suitable phase sensitive detector which may be used in the data conditioner illustrated in the block diagram of FIG. 2;

FIG. 6 is a block diagram of a suitable program sequencer which may be used in the preferred embodiment of the invention;

FIG. 7 is a circuit diagram of a suitable print cornmand driver circuit which may be used in the program sequencer illustrated in the block diagram of FIG., 6; and FIG. 8 is a circuit diagram of a portion of the program sequencer depicted in FIG. V6.

The invention may be utilized with any plurality of signal generating transducers or signal sources, but can be adequately understood from a description of a system utilizing three signal generating transducers for generating'signals simultaneously from the effects of the physical occurrence, or the responses of a small boat, or other device under test.

Referring to FIG. l there is illustrated a plurality of transducers 21a, 2lb thru 21n. Each one of the transducers are respectively connected by a channel 22a, 22b thru 22n to a respective input of a data conditioner 27. It is to be understood that while the channels forming the connections shown in the block dia-gram are shown as single lead lines, they are made up of a suficient number of conductors to complete the signal path from one unit to another. The output of the data conditioner is fed through a plurality of output leads 28a, 28h thru 281i to sequencer 31. The output of the program sequencer is fed to a digital voltmeter 41 by a channel 34p and to a digital voltmeter 43 by channel 34s. Any suitable digital voltmeter may be used in the invention. Suitable digital voltmeters for use in the invention may be purchased from the Hewlett Packard Co. and have a designation No. 3440A. This digital voltmeter is described in the publication entitled Digital Voltmeter published by Hewlett Packard Co., 1501 Pagemill Road, Palo Alto, Calif., USA, copyrighted 1961, printed November 1964. A pair command channel 34 is taken off the digital voltmeter 43 and fed back to the program sequencer 31. The output of the digital voltmeters 41 and 43 are connected through channels 42 and 44 respectively to a printer 47. Any suitable printer may be utilized in the invention. A satisfactory digital printer is described in a publication called Model 562A Digital Recorder, copyrighted 1962 by Hewlett-Packard Co., 1501 Pagemill Road, Palo Alto, Calif. USA, printed August 1962. Channels 36, 37, 38 and 39 are connected from the program sequencer 31 to the printer 47 for conveying a binary code. This binary code is indicative of the specific transducers 21a, 2lb thru Zln, which is being recorded at any specific instant'.

In order to better understand the operation of the sys-l tem described in FIG. l above, a description of its components as illustrated in FIGS. 2, 3, 4, 5, 6 and 7 referred to above is first presented.

Referring to FIG. 2 there is presented the block diagram of a data conditioner and its associated transducer, the plurality of data conditioners in the system being illustrated as block 27 in FIG. 1. The data conditioner contains a five kilocycle oscillator for a power supply 61. The output of the five kilocycle oscillator 61 is fed through a channel 62 to a power amplifier 63. The output of the power amplifier 63 is fed by a channel 64 to the input of transducer 21a. Any suitable transducer may be utilized for the transducer 21a. A suitable transducer for use in the invenion is illustrated in the U.S. Letters Patent No. 2,494,579 patented Jan. 17, 1950, entitled Differential Transformer Pick-Up by John Rex Pinlott et al. The transducer 21a is connected by way of channels 66' and 66 to the detector 67. Channels 66a and 66h along with their associated ground connection as shown in FIG. 2 are equivalent to what is represented as one of lines 22a, 22b or 22n in FIG. 1. A channel 68 is connected lbetween the output of power amplifier 63 and a third input of the detector 67. The detected output of the detector 67 is fed by way of a channel 69 to a variable resistor 71. The variable resistor 71 has a movable slide arm 73 for obtaining a desired output. The output taken from the contact 73 is fed through a resistor 75 to an amplifier 79. The amplifier 79 may be any suitable amplifier. A suitable amplifier for use as amplifier 79 in the invention is a Philbrick P-65A amplifier described in a catalog having a Library of Congress No. 66-19610 copyrighted in 1966 and published by the Philbrick Research Corp., having an address of Light Drive, Route 128, Dedham, IMass. 02026. The output of the amplifier is taken across terminals 81 and 83.

The operation of FIG. 2 is as follows: The five kilocycle oscillator provides an output signal of five kilocycles which is fed to a power amplifier 63. The power amplifier 63 amplifies the five kc. oscillator signal and provides the constant output signal to the input of transducer 21a. The output of the power amplifier is also fed as a reference signal to the reference input of detector 67. The detector 67 compares the output of the transducer 21a with the output of the power amplifier 63 and provides an output signal which is indicative of the amplitude of the kc. signal from the transduuer and its phase relationship to the power amplifier 63. If the output of the power amplifier and the transducer are in phase, the output of the detector would be positive. 1f the output of the power amplifier and the transducer are out of phase the output will be negative. The amplitude of the detector output will be proportional to the amplitude of the transducer output. The output of the detector l67 is fed to a variable resistor 71 having adjustatble wiper arm output so that the desired signal level may be chosen. The wiper arm output is then amplified by a constant amount by amplifier 79 and thereafter -presented to the terminals 81 and 83.

Referring to FIG. 3 there is provided an oscillator shown as element 61 in FIG. 2. The oscillator 61 comprises a first transistor 101 of NPN type. It is to be understood however that wherever there are NPN transistors, PNP transistors may be utilized with the common known provision of changing the power supply polarity. The transistor 101 contains an emitter electrode 102, a base electrode 103, and a collector electrode 104. A resistor divider including resistors 105 and 107 is connected between a source of B-i-SO volts and ground. The base electrode 103 of the transistor 101 is connected to the junction of the resistors 105 and 107. The collector electrode 104 of the transistor 101 is connected to one end of an inductor 109. The other end of the inductor 109 is connected to the source of the B+ potential. Capacitors i111 and 113 are connected in series and have a common junction point 112. The free end of the series connected capacitor 111 is connected to the collector electrode 104 41 of the transistor 101 and the free end of the series capacitor 113 is connected to the B-ipotential 50 volts. The capacitors 111 and 113 are therefore connected in parallel with. the inductor 109. The junction point 112 of the series capacitors 111 and 113 is connected to the emitter electrode 102 of the transistor 101. The emitter electrode 102 of the transistor 101 is also connected to ground by way of a resistor 115. The transistor 101 and its associated circuitry forms a Colpitts oscillator and the components are chosen so that the output thereof is five kilocycles. The output of the oscillator is taken from the collector electrode 104 of the transistor 101 by way of a capacitor 117 which has one end connected to the collector electrode 104 and the other end connected to the junction point 123. A resistor divider made up of resistors 119 and 121 is connected between ground and the source of B+ voltage with the junction 123 being the mid point of the series connected resistors 119 and 121. A transistor 125 having an emitter electrode 127, a base electrode 128, and collector electrode 129 is of the NPN type. The base electrode 128 of the transistor 125 is connected to the junction point 123. The collector electrode 129 of the transistor 125 is directly connected to the source of B+ potential and a resistor 131 is connected between the emitter electrode 127 and ground. The transistor 125 performs the function of an emitter follower transistor and an output is taken by way of a capacitor 133 which is connected to the output lead 135. The output is taken across terminals 135 and 137.

The power amplifier shown as box 63 in FIG. 2 s illustrated in detail in FIG. 4. The power amplifier has a B-lpotential placed on one end of a choke 151. The input signal to the power amplifier is supplied by channel 62 through a resistor 153 connected in series with a variable resistor to the junction point 159. A resistor 157 has one of its ends connected to the other end of the choke 151 and its other end connected to the junction point 159. A second resistor 161 is connected between junction point 159 and ground. A capacitor 163 is connected in parallel across resistor 157. A temperature stabilization diode 165 is connected in parallel with the resistor 161. An NPN transistor 167 having an emitter electrode 168, a base electrode 169, and a collector electrode 170 has its collector electrode connected to the junction of choke 151, the resistor 157 and the capacitor 163. The base electrode 169 of the transistor 167 is connected to the junction point 159. The emitter electrode 168 of the transistor 167 is connected to ground through the parallel combination of capacitor 173 and resistor 175. An output capacitor 177 is connected between the collector electrode 170 of the transistor 167 and the junction point 178. A first and second Zener diode 181 and 183 is connected between the junction point 178 and ground. The Zener diodes 181 and 183 are connected in a back to back relationship with the cathode of the Zener diode 181 connected to the terminal 178 and the cathode of the Zener diode 183 connected to the ground connection. An output signal is taken from the circuit of the power amplifier circuit through the capacitor 185 which has one of its ends connected to junction point 178 and its other end connected to output terminal 189.

The operation of the power amplifier circuit 63 is as follows: the 5 kc. signal generated by the oscillator 61 is applied to the input terminal 62 of the amplifier. The signalis then amplified by the transistor 167 and is fed to the output terminal 189. The diode 165 is provided for temperature stabilization of transistor 167 operating point so as to hold collector current constant with temperature changes. The Zener diodes 181 and 183 across the output prevents the power amplifier from having an output which is more than a predetermined amount. This amount is due to the back to back breakdown potentials of the Zener diodes and in a suitable laboratory embodiment is approximately 10 volts.

The phase detector 67 of FIG. 2 is illustrated in. detail in FIG. 5. The input terminal 201 is connected to the channel 66 of the transducer 21a and the input terminal 202 is connected to the channel 66" of the transducer 21a. A resistor 209 has one end connected to the input terminal 201 and its other end connected to the junction joint 212 which is a grounded junction point. The resistor 211 is connected between junction points 212 and 213. First and second diodes 205 and 207 are connected in parallel with the, anodes connected to the junction point 2,10 and the cathodes connected to one end of the resistor 219. The other end of resistor 219 is connected to a common junction point 220. A second pair of diodes 215 and 217 have their cathodes connected tothe junction point 213 and their anodes connected to one end of a resistor 221. A terminal 224 is provided for connection to the output channel -68 of the power amplifier 63. A resistor 223 is connected between the terminal 224 and the junction point 220. A first condenser 225 is connected between the ground and the junction 220. An inductor 229 is connected between the junction 220 and the output terminal 231. The capacitor 227 is connected between'the terminal 231 and the vterminal 233. The combination of the capacitors 225 and 227 and the inductor 229` form a low pass filter circuit for filtering out the residual kc. from the'D.C. signal present across the terminals 231 and 233.

The operation of the detector circuit of FIG. 5 is as follows: the output signal of the transducer 21a is fed to the respective terminals 201 and 202. This output signal is vcompared with the output of the power` amplifier 63 which is fed to the terminal 224. If the output signal from the transducer 21 is in phase in respect to ithe power amplifier signal then a positive signal is' provided at the terminal 220 which is then supplied to the output terminal 231. If the transducer signals are 180 out of phase in respect to the power amplifier output then anegative signal would be presented at the junction point v220. The signal which is presented at terminal 220 passes through thefzlter to the outputv terminal 231.

Referring to FIG. 6 there is illustrated the programmer sequencer 31 of FIG. 1. 'Ihe program sequencer illustrated in FIG. 6 will 'be explained as having sixteen inputs, being eight port inputs and eight starboard inputs. These port and starboard inputs, lby way of example and not limitation, relate to the preferred embodiment where a symmetrical, twin-screw boat was provided with eight items to be monitored such as port engine speed and starboard engine speed, port engine thrust and starboard en gine thrust, etc. In other words there are eight symmetrical 'pairs of various types of transducers sens`1 ing', the items monitored and these transducers are labelled 21a through 2111 in FIG. l. As previously stated, a plurality of data conditioners as shown in FIG. 2 are provided, one for each transducer. Each data conditioner in the data conditioner computer 27, in preparing the sixteen signals for the program sequencer, brings the signal level of each transducer up to a ,uniform signal level `and provides impedance isolation. These data conditioner outputs are labelled 81a to,8 1p. In' order to accommodate sixteen different signal channel inputs sequenced two at a time, eight-eight positioned switches are required. It is to be understood, however, that the system will be operable with any number of signal channels and any number of switch positions. For the purposes of illustration a description will be given which incompasses the embodiment built in the laboratory. A

four channel or wafer, eight position switch 301 is pro-` vided having output channels 36, 37, 38 and 39. Pour channels-305a are connected between respective four terminals of the switch 301 and an eight position switch 301A. The eight positioned switch 301A is an eight position binary programmer which presents a binary output on channels 305g indicating the position of the switch 301A. Similarly a second set of four channels 305B is connected to another set of terminals of the switch 301 from the binary programmer switch 301B. Similarly the system employs N sets of four channels 305N. The box. 311 con.a tains a Nixie light made by the Burroughs Co. which indicates the position to which the switch 301 is connected. The switches 301, 321, 331, 311 and 341. are all ganged together by way of a shaft 315 shown as a dotted line. Similarly the binary program switch 301A is coupled to a shaft 315A which couples the Nixiei9 light, and switches 301A, 321A and 331A. The boxes 321A and 331A are each an eight position switch. The position to which the switch is set is controlled by the knob 351A mounted on the common shaft 315A. The Nixie light in box 311A shows to which position the shaft and switches have been rotated. Similarly, the Nixie light box 311B shows the position to which the switches 321B, 331B and binary in dexing switch 301B has been set by the knob 351B conu nected to common shaft 315B. The output switches 321A, 321B and 321N are connected to a respective input of the switch 321 t0 be presented to the output 341 of the switch 321. Similarly, the output of the switches 331A9 331B and 331N are presented to the respective inputs of the switch 331. The output of the switch 331 is pre sented on output channel 34S. The switch 341 has N outputs 341A, 341B, 341N which indicates electrically to which switch position the switch has -been switched. A solenoid 361 turns the shaft 315 around one switch posi-1 tion at a time and the details of the solenoid coil circuit are shown in FIG. 7. Suitable switches for the use in this invention may be made by any manufacturer, however, switches found suitable for use in this invention have been manufactured by the Ledex Co., Inc. of 123 Webster Street, Dayton, Ohio. The switches are described in a catalog copyrighted in 1963 by Ledex, Inc. of Dayton, Ohio. A suitable switch is shown on page 34 of the aforen mentioned catalog as a 24 positioned throw switch series 250. The part number of the switch is 2.50-5'59-246 for a switch using volts rectified AC current. It is to be noted however that the aforementioned Vswitch has nine poles and 24 four positions. For use as an eight posim tion switch, the iirst, 9th and 17th terminals will be tied together. Similarly the 2nd, 10th and 18th terminals would be tied together etc. The switch 301 would use four poles, the switch 311 feeding the Nixie light therein would use l pole, the switch 321 would use one pole, the switch 331 would use one pole and the switch 341 would use one pole of the Ledex switch, thereby leaving one spare pole for another circuit if desired. The box. 371 is a stepping circuit for causing the solenoid 361 to step from position to position. The solenoid stepping position is supplied with an AC voltage at through lines 373 and 375. The stepping signal comes from one of the digital printers by way of channel 35 called the print command channel. A master oscillator 381 is utilized for supplying pulses of l cycle per second as an examl ple, is utilized as a timing signal which is fed by way of channels 33p and 33s to the digital voltmeters 41 and 43,.

The operation of the block diagram illustrated in FIG. 6 is as follows: the particular knobs for switchingl channels A, B thru N having switches 301A, 311A, 321A, 331A, 301B, 311B, 321B, 331B, 301N, 3.11N, 321N and 211N are set in their respective position l through 8 as desired. It is noted that the system illustrated has six#7 teen inputs and each one of the inputs A through H are connected to a respective pole of the switches 321A, 321B, and 321N and each of the inputs 811 through 81B are each connected to positions one through eight of the switches 331A, 331B and 331N. The switches 321A through 321N and 311A through 31.1N and 301A, through 301N and 331A through 331N are set to the desired position by respectively setting the knob 351A, to the desired. position, by setting the knob 351B to the desired posi tion and by setting the rest of the knobs through 351N to the desired position. Setting the position of the knobs 351A through 351N determines the respective channels `A, B through N which are fed to the digital voltmeters 41 and. 43. Each of the eight position binary programmer switches 301A, 301B through 301N has an output voltage signal on its output channels as shown in the following table. The word No. stands for no signal.

The print command signal causes the print command circuit 371 to generate a stepping pulse for activating the solenoid 361. Activating the solenoid by a single pulse causes the Ledex switch to rotate one position thereby rotating the switches 341, 331, 321, 311 and 301 by a `single step. Assuming that the switch 3.11 is in the first position then the output of switch 311 is connected to the switch 311A. When the switch 311 rotates to the second position then the output of switch 3111 would be connected to the switch 311B, similarly, another stepping pulse would cause the solenoid to rotate the switch 311 to connect the switch 3110 to the output of switch 311. Therefore, it can be readily seen that the channels A through N may be selected by setting knobs 351a through 351n at a respective position, in this example, at any of the positions l through 8. Thereafter the sequence of the lines to be fed out to the output channels 34P and 34S can be chosen and labeled. Setting the knobs 351A through 351N determines the program sequence to be measured by the digital voltmeters and recorded by the printer 47.

FIG. 8, a circuit diagram of a portion of the program sequencer 31 portrayed in FIG. 6, is furnished in order to more clearly show the operation of the sequencer. As in FIG. 6, the transducer outputs are fed through the data conditioner computer 27 and appear as conductors 81a to 81p., Conductors 81a and 811' carry the signals of a pair of port-starboard transducer signals, 81h and 81]' carry the signals of another pair of port-starboard transducer signals, and so forth. Representative switch wafers -from FIG. 6, 32.1, 321a, 3211;, 32111, 331, 33111, 331b and 331n are shown in detail. Switch wafers 321 and 331 are located on the step switch while the other wafers are located on hand operated shafts 315a, 315b and 315n.

For the purpose of illustration, only four pairs of conductors are shown connected to the wafers: 81a and 611", 81b and 81j, 81e and 81k, and 81d and 81l. Conductor 81a is connected to the first position of the hand switched wafers 321a, 321]; and 32111, while the other conductor of the pair, 811', is connected to the first position of wafers 331a, 331b and 33.111. Conductor 81b is connected to the second positions of each of the hand switched wafers 321er, 321b and 321n while conductor 81] is connected to the second positions of the hand switched wafers 331a, 33111 and 331m. The other conductor pairs are connected in a similar fashion. The arms of each of the wafer pairs of the hand operated shafts are connected to sequential contacts of the step switch. As shown, the arm of 321a is connected to the first position contact of wafer 321, the arm of 331a is connected to the first position contact of wafer 33.1, the arm of 321b is connected to the second position contact of wafer 1321, and so forth, The result of this type of connection pattern is that each wafer set on a common shaft has all 'the transducer information fed to it. It is then up to the operator to select which pair of conductors are fed to any of the sequential contacts of the wafer pair 321, 331 of the step switch since the arms of the wafer pairs of the hand operated switches are connected sequentially 'to the first, second and nth positions of the wafer pair of the step switch. As the step switch steps around, its

arms, connected to the port and starboard digital voltmeters, will allow sampling of whichever transducer lpair was pre-selected by the operator for that position of the stepping sequence.

As shown in FIG. 6, wafer decks 301a and 301b, also tied to shafts 315a and 315b, are connected in such a fashion so as to indicate, via a binary coded signal, the particular switch position selected by the operator for the step switch. The binary signal is directly 4recorded by the printer as sent over lines 36 to 39.

Referring to FIG. 7 a channel 35 carries the print command signal from the digital voltrneter 43. The channel 35 is connected to one end of capacitor 411 and the other end of the capacitor 411 is connected to the base electrode 417 of a transistor 415. The transistor 415 also has an emitter electrode 416 and a collector electrode 418 and is of the NPN variety., A capacitor 419 is connected between the emitter electrode 416 of the transistor 415 and ground. A resistor 413 is connected between the base electrode 417 and the collector electrode 418 ofthe transistor 415. A capacitor 421 is connected between the collector electrode 418 of the transistor 415 and ground. A charge control resistor 423 has one of its ends connected to the collector electrode 418 of the transistor 415 and its other end connected to the junction 428. A capacitor 429 is connected between the junction point 428l and ground. A full bridge diode rectifier 425 is 4con-1 nected across a secondary winding 426 of the trans-1 former 427 for rectifying the AC potential which is supplied to the input terminal373 and 375 of the trans former primary windings 428A and 428B.

A capacitor 431 is connected between the collector 418 of transistor 415 and the anode 439 of the silicon con= trol rectifier 433. The silicon control rectifier has a cathode 435 and a control electrode 437, which is con= nected to the emitter electrode 416 of the transistor 415. The cathode electrode 435 of the silicon control rectifier 433 is connected to ground and the anode 439 of the silicon control rectifier 433 is connected to the cathode of the diode 441. The anode of the diode 441 is connected to one end of solenoid control winding 361 and the other end of the solenoid control winding 361 is connected to the junction point 428. A cam mechanism is provided for opening and closing a switch 445 momentarily after each time the solenoid is activated.

The circuit of FIG. 7 operates as follows: a print cornmand pulse coming through the channel 35 is applied to the base electrode 417 of the transistor 415 thereby makd ing the transistor conductive. The pulse caused by the transistor 415 becoming conductive fires the silicon control rectifier 433. Firing the silicon control rectifier grounds the junction of the condensor 431 and the diode 441 causing a current pulse to flow through the solenoid 361 thereby stepping the switches one position. .lust after the switch has been stepped one position the contact 445 is opened by a cam action which allows the silicon control rectifier to return to the high resistance state, and then automatically closes as soon as the solenoid has stopped acting.

The operation of FIG.. l is as follows: the transducers 21A through 21N each continuously monitor their respective physical occurrence. The signals developed in the transducers are then prepared by data. conditioner 27 which feeds the signal on to the program sequencer 31.. The proper one of the transducer signals is then fed to the digital voltmeters 41and 43 as preselected lby the respective switches 311A through 311N, 321A through 321N, 331A through 331N. The timing pulses from the master oscillator keep both digital voltmeters in syn-1 chronism. The preselected conditioned voltage signal from the preselected transducer and its corresponding binary code are fed for recordation on a printer 47 which makes the permanent record of the signal being monitored by the respective transducer and the transducer which have been selected.

Obviously many modifications and variations of the present invention are possible in the light of the above teachings.l

What is claimed is:

1. An automatic data reduction system comprising:

a plurality of data conditioning means each having respective input and a respective output;

a plurality of signal fsources having an output signal, each source being connected to a respective data conditioning means input;

means for selecting said data conditioned signals, in-

cluding sequence selection means, and for indicating which data conditioned signal has been selected having a plurality of inputs and an.output, said-selecting means inputs beingconnected to respectiv ones of said data conditioner output; and i' a means for making a permanent record of said selected signal having an input, said recording means'` input connected to said {iselecting means outputfwhrby the signa-ls to be selected and their order of selection may be chosen andlrecorded.. u

2. An automatic data reduction system as described in claim 1 but further characterized by having aidigital voltmeter connected between said selecting means output and said recording means input.

3. An automatic data reduction system as described in claim 2 but further` characterized by each of said data conditioning means comprising: f I .i

an oscillator having an output;

an amplifier having an output and an input, saidramplifier input being connected to said oscillator output;

a phase detecting means having a signal source input, a reference input and an output, said respective'signal source being connected to said detector signal source input, said detector reference input being connected to said amplifier output; and I, .l i L a second amplifier haying an input and an output, said input of said second amplifier being connected to said detector output, and said output of said second amplifier being said data conditioning means output.

4. An automatic data reduction system as Y described in claim 3 but further-characterized by said means for selecting data conditioned signals comprising: ,1i

ra plurality of switches, each switch having a'4 plurality of poles and a single output, each of said pluralityfof poles of each switch being connected to a respective data conditioning means; l

means connected to each switch for providing a binary indication of the switch position, whereby each switch position corresponding to a preselected data condition signal;

a solenoid operated switch having a plurality of wafers, each wafer havingj'a plurality of 'input poles and an output whereby ea'ch wafer functions as a separate switch, said input poles of a first wafer being con= nected to a respective output of said plurality of switches, and at least four of said wafers having their input poles connected to said binary indication means, said outputs of said wafers fbeing connected to said recording meansn 5. An automatic data reduction system as described in claim 4 but further characterized by having:

a digital voltrneter having an input and an output, said digital voltmeter input being connected to one of said switch wafer outputs and said digital volt meter output being connected to said recording means;

said digital voltmeter having an output for providing stepping pulses;

a pulse generating circuit comprising a first transistor having an emitter electrode, a base electrode and a collector electrode,-a silicon control rectifier having an anode, a cathode and a control electrode, said silicon control rectifier control electrode being connected to said emitter electrode;

a reference potential;

a capacitor connected between said silicon control rectifier anode and said collector electrode of said transistor, said lcathode of said silicon control rectifier being connected to a reference potential;

said solenoid fhaving a solenoid winding, said silicon control anode being connected to said solenoid winding wherebyfeach of said stepping pulses causes said solenoid to urotate to said next successive pole.

6, An automatic data reductionvsystem as described in kclaim 2 but further characterized by said means for selectu ing data conditioned signals comprising:

a plurality ofswitches, each switch having a plurality of poles arid a single output, each of said plurality of poles of geach switch being connected to a respec-1 tive data conditioning means; h

means connected to each switch for providing a binary indication 1fof the switch position, whereby each switch position corresponding to a preselected ydata condition signal;

a solenoid ope'rfated switch having a plurality of wafers, each wafer having a plurality of input poles and an output whereby each wafer functions as a separate switch, said `input poles of a first wafer being connected to a respective output of said plurality of switches, and at least four of said wafers having their input poles ponnected to said binary indication means, said outputs of said wafers being connected to said recording means.

7. An automatic data reduction system as described in claim 1 but further characterized by said means for yselecting data conditioned signals comprising:

a plurality ofswitches, each switch having a plurality of poles and a single output, each of said plurality of poles of'leach switch being connected to a respective data conditioning means;

means connected to each switch for providing a binary indication of the switch position, whereby each switch position corresponding to a preselected data condition signal;

a solenoid operated switch having a plurality of wafers, each waferhaving a plurality of input poles and an output whereby each wafer functions as a separate switch, said input poles of a first wafer being connected to respective output of said plurality of switches,'and at least four of said wafers having their input poles connected to said binary indication means, said outputs of said wafers being connected to said recording means.,

5 D 6. An automatic data reduction system as described 1n claim 1 but 'further characterized by each of said data conditioning moans comprising:

an oscillator having an output;

an amplifier having an output and an input, said am= plifier input being connected to said oscillator out- Put;

a phase detecting means having a signal source input, a reference input and an output, said respective sig`= nal source being connected to said detector signal 60 source input, said detector reference input being con1 nected to said amplifier output; and

a second amplifier having an input and an output, said input of said second amplifier Ibeing connected to said. detector output, and said output of said second am= plifier being said data conditioning means outputo References Cited UNITED STATES PATENTS 7/1962 Gumpertz et al, u 340-150 4/1965 Huckabay et aln EN 340mm@ 

